SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

Member of the Texas Instruments Widebus™ Family

- 1-to-2 Outputs to Support Stacked DDR
- Supports SSTL_2 Data Inputs
- **Outputs Meet SSTL 2 Class II Specifications**
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the **RESET** Input
- **RESET** Input Disables Differential Input Receivers, Resets All Registers, and **Forces All Outputs Low**
- **Pinout Optimizes DIMM PCB Layout**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

description/ordering information

This 13-bit to 26-bit registered buffer is designed for 2.3-V to 2.7-V V_{CC} operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV16859 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

DGG PACKAGE (TOP VIEW)

| Q13A [| 1 | \cup | 64 | b | V_{DDQ} |
|--------------------|----|--------|----|---|-----------|
| Q12A | 2 | | 63 | | GND |
| Q11A | 3 | | 62 | 1 | D13 |
| Q10A [| 4 | | 61 | | D12 |
| Q9A | 5 | | 60 | | V_{CC} |
| V _{DDQ} [| 6 | | 59 | | V_{DDQ} |
| GND [| 7 | | 58 | | GND |
| Q8A | 8 | | 57 | | D11 |
| Q7A | 9 | | 56 | р | D10 |
| Q6A | 10 | | 55 | 0 | D9 |
| Q5A | 11 | | 54 | [| GND |
| Q4A | 12 | | 53 | D | D8 |
| Q3A | 13 | | 52 | D | D7 |
| Q2A | 14 | | 51 | D | RESET |
| GND [| 15 | | 50 | D | GND |
| Q1A | 16 | | 49 | 0 | CLK |
| Q13B [| 17 | | 48 | Į | CLK |
| V _{DDQ} İ | 18 | | 47 | ħ | V_{DDQ} |
| Q12B [| 19 | | 46 | ħ | V_{CC} |
| Q11B | 20 | | 45 | Į | V_{REF} |
| Q10B | 21 | | 44 | ħ | D6 |
| Q9B | 22 | | 43 | F | GND |
| Q8B [| 23 | | 42 | F | D5 |
| Q7B | 24 | | 41 | F | D4 |
| Q6B | 25 | | 40 | F | D3 |
| GND [| 26 | | 39 | ħ | GND |
| V _{DDQ} I | 27 | | 38 | ħ | V_{DDQ} |
| Q5B [| 28 | | 37 | Į | V_{CC} |
| Q4B | 29 | | 36 | F | D2 |
| Q3B | 30 | | 35 | Į | D1 |
| Q2B | 31 | | 34 | F | GND |
| Q1B | 32 | | 33 | Ц | V_{DDQ} |
| | | | | | |

ORDERING INFORMATION

| TA | PACKAGE† | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|-------------|---------------------------------|---------------|--------------------------|---------------------|
| | QFN – RGQ (Tin–Pb Finish) | Tone and real | SN74SSTV16859RGQR | SS859 |
| 0°C to 70°C | QFN – RGQ (Matte–Tin Finish) | Tape and reel | SN74SSTV16859RGQ8 | 33009 |
| | TSSOP – DGG | Tape and reel | SN74SSTV16859DGGR | SSTV16859 |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.




SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

description/ordering information (continued)

The device supports low-power standby operation. When $\overline{\text{RESET}}$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (V_{REF}) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low, all registers are reset, and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

RGQ PACKAGE (TOP VIEW)



[†] The center die pad must be connected to GND.


FUNCTION TABLE

| | INP | | OUTPUT | |
|-------|---------------|---------------|---------------|-------|
| RESET | CLK | CLK | D | Q |
| Н | 1 | \downarrow | Н | Н |
| Н | \uparrow | \downarrow | L | L |
| Н | L or H | L or H | Χ | Q_0 |
| L | X or floating | X or floating | X or floating | L |



SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

logic diagram (positive logic)



Pin numbers shown are for the DGG package.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} or V _{DDQ} | |
|--|---|
| Input voltage range, V _I (see Notes 1 and 2) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Output voltage range, V _O (see Notes 1 and 2) | $-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$ |
| Input clamp current, $I_{ K }(V_{ I } < 0)$ | –50 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DDQ}) | ±50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{DDQ}) | ±50 mA |
| Continuous current through each V _{CC} , V _{DDQ} , or GND | ±100 mA |
| Package thermal impedance, θ _{JA} (see Note 3): DGG package | 55°C/W |
| (see Note 4): RGQ package | 22°C/W |
| Storage temperature range, T _{stg} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This value is limited to 3.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SN74SSTV16859 13-BIT TO 26-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES297D - FEBRUARY 2000 - REVISED AUGUST 2004

recommended operating conditions (see Note 5)

| | | | MIN | NOM | MAX | UNIT |
|--------------------|--|-------------|---------------------------|------|---------------------------|------|
| VCC | Supply voltage | | V_{DDQ} | | 2.7 | V |
| V _{DDQ} | Output supply voltage | | 2.3 | | 2.7 | V |
| V _{REF} | Reference voltage (V _{REF} = V _{DDQ} /2) | | 1.15 | 1.25 | 1.35 | V |
| VTT | Termination voltage | | V _{REF} - 40 mV | VREF | V _{REF} + 40 mV | V |
| VI | Input voltage | | 0 | | VCC | V |
| VIH | AC high-level input voltage | Data inputs | V _{REF} + 310 mV | | | V |
| VIL | AC low-level input voltage | Data inputs | | | V _{REF} -310 mV | V |
| VIH | DC high-level input voltage | Data inputs | V _{REF} + 150 mV | | | V |
| V _{IL} | DC low-level input voltage | Data inputs | | | V _{REF} - 150 mV | V |
| VIH | High-level input voltage | RESET | 1.7 | | | V |
| VIL | Low-level input voltage | RESET | | | 0.7 | V |
| VICR | Common-mode input voltage range | CLK, CLK | 0.97 | | 1.53 | V |
| V _{I(PP)} | Peak-to-peak input voltage | CLK, CLK | 360 | | | mV |
| lOH | High-level output current | • | | | -20 | |
| lOL | Low-level output current | | | | 20 | mA |
| TA | Operating free-air temperature | | 0 | | 70 | °C |

NOTE 5: The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | | v _{CC} † | MIN | TYP‡ | MAX | UNIT |
|-------------------|---|--|--------|-------------------|--------------------|------|------|---------------------------------|
| VIK | | I _I = -18 mA | | 2.3 V | | | -1.2 | V |
| V | | $I_{OH} = -100 \mu\text{A}$ | | 2.3 V to 2.7 V | V _{DDQ} - | 0.2 | | V |
| VOH | | $I_{OH} = -16 \text{ mA}$ | | 2.3 V | 1.95 | | | V |
| \/ - · | | I _{OL} = 100 μA | | 2.3 V to 2.7 V | | | 0.2 | V |
| V _{OL} | | I _{OL} = 16 mA | | 2.3 V | | | 0.35 | V |
| lį | All inputs | $V_I = V_{CC}$ or GND | | 2.7 V | | | ±5 | μΑ |
| 1 | Static standby | RESET = GND | | 2.7 V | | | 10 | μΑ |
| ICC | Static operating | $\overline{RESET} = V_{CC}, V_I = V_{IH(AC)} \text{ or } V_{IL(AC)}$ | IO = 0 | 2.7 V | | | 40 | mA |
| | Dynamic operating – clock only | perating – $\overline{RESET} = \underline{V_{CC}}$, $V_I = V_{IH(AC)}$ or $V_{IL(AC)}$, | | | | 30 | | μΑ/ MHz |
| ICCD | Dynamic operating – per each data input | RESET = VCC, VI = VIH(AC) or VIL(AC), CLK and CLK switching 50% duty cycle, One data input switching at one-half clock frequency, 50% duty cycle | IO = 0 | 2.5 V | | 10 | | μΑ/ clock MHz/ D input |
| rОН | Output high | $I_{OH} = -20 \text{ mA}$ | | 2.3 V to 2.7 V | 7 | | 20 | Ω |
| rOL | Output low | I _{OL} = 20 mA | | 2.3 V to 2.7 V | 7 | | 20 | Ω |
| r _{O(∆)} | r _{OH} - r _{OL} | I _O = 20 mA, T _A = 25°C, One output | | 2.5 V | | | 6 | Ω |
| | Data inputs | V _I = V _{REF} ± 310 mV | | | 2.5 | 3 | 3.5 | |
| c _i § | CLK, CLK | V _{ICR} = 1.25 V, V _{I(PP)} = 360mV | | 2.5 V | 2.5 | 3 | 3.5 | рF |
| | RESET | V _I = V _{CC} or GND | | | | 3 | | |

[†] For this test condition, V_{DDQ} always is equal to V_{CC}.

[§] Measured with 50-MHz input frequency for the QFN package and 10-MHz input frequency for the TSSOP package



[‡] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | | V _{CC} = ± 0.2 | 2.5 V V† | UNIT |
|--------------------|---|------------------------|-------------------------|-------------|------|
| | | | MIN | MAX | |
| fclock | Clock frequency | | | 200 | MHz |
| t _W | Pulse duration, CLK, CLK high or low | | 2.5 | | ns |
| t _{act} | Differential inputs active time (see Note 6) | | 22 | ns | |
| ^t inact | Differential inputs inactive time (see Note 7) | | | 22 | ns |
| | Setup time, fast slew rate (see Notes 8 and 10) | Pote hafara QUICT QUIC | 0.75 | | |
| t _{su} | Setup time, slow slew rate (see Notes 9 and 10) | Data before CLK↑, CLK↓ | 0.9 | | ns |
| 4. | Hold time, fast slew rate (see Notes 8 and 10) | Data after CLKT CLK | 0.75 | | |
| ^t h | Hold time, slow slew rate (see Notes 9 and 10) | Data after CLK↑, CLK↓ | 0.9 | | ns |

 † For this test condition, $V_{\mbox{\scriptsize DDQ}}$ always is equal to $V_{\mbox{\scriptsize CC}}.$

NOTES: 6. VREF must be held at a valid input level, and data inputs must be held low for a minimum time of tact max, after RESET is taken high.


- 7. V_{REF}, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t_{inact} max, after RESET is taken
- 8. For data signal input slew rate ≥ 1 V/ns
- 9. For data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns
- 10. CLK, CLK signals input slew rates are ≥ 1 V/ns.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM | TO | V _{CC} = ± 0.2 | UNIT | |
|------------------|-------------|----------|-------------------------|------|-----|
| | (INPUT) | (OUTPUT) | MIN | MAX | |
| fmax | | | 200 | | MHz |
| ^t pd | CLK and CLK | Q | 1.1 | 2.8 | ns |
| ^t PHL | RESET | Q | | 5 | ns |

[†] For this test condition, VDDQ always is equal to VCC.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. I_{CC} tested with clock and data inputs held at V_{CC} or GND, and I_{O} = 0 mA.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, input slew rate = 1 V/ns \pm 20% (unless otherwise noted).
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $V_{TT} = V_{REF} = V_{DDQ}/2$
- F. $V_{IH} = V_{REF} + 310 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{CC}$ for LVCMOS input.
- G. $V_{IL} = V_{REF} 310$ mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
- H. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms







.com 14-Oct-2008

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|--------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 74SSTV16859DGGRG4 | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| 74SSTV16859RGQ8G3 | ACTIVE | QFN | RGQ | 56 | 2000 | Green (RoHS & no Sb/Br) | CU SN | Level-3-260C-168 HR |
| SN74SSTV16859DGG | OBSOLETE | TSSOP | DGG | 64 | | TBD | Call TI | Call TI |
| SN74SSTV16859DGGG4 | OBSOLETE | TSSOP | DGG | 64 | | TBD | Call TI | Call TI |
| SN74SSTV16859DGGR | ACTIVE | TSSOP | DGG | 64 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| SN74SSTV16859RGQ8 | ACTIVE | QFN | RGQ | 56 | 2000 | Green (RoHS & no Sb/Br) | CU SN | Level-3-260C-168 HR |
| SN74SSTV16859RGQR | ACTIVE | QFN | RGQ | 56 | 2000 | TBD | CU SNPB | Level-3-235C-168 HR |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





| _ | | |
|---|----|---|
| | A0 | Dimension designed to accommodate the component width |
| Γ | B0 | Dimension designed to accommodate the component length |
| | | Dimension designed to accommodate the component thickness |
| | W | Overall width of the carrier tape |
| Γ | P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| SN74SSTV16859DGGR | TSSOP | DGG | 64 | 2000 | 330.0 | 24.4 | 8.4 | 17.3 | 1.7 | 12.0 | 24.0 | Q1 |





*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74SSTV16859DGGR | TSSOP | DGG | 64 | 2000 | 346.0 | 346.0 | 41.0 |

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

RGQ (S-PQFP-N56)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad may be electrically connected to ground.

E. Package registration with JEDEC MO-220 variation VLLD-2.






THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No—Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGQ (S-PVQFN-N56)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

| Applications | |
|--------------------|---------------------------|
| Audio | www.ti.com/audio |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Medical | www.ti.com/medical |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video & Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated